Skip to content
GitLab
Explore
Sign in
Overview
Active
Stale
All
main
default
protected
de086fce
·
uploaded final bin file into final-submission directory
·
Sep 30, 2023
post-presentation-bugfixes
0d6967c2
·
Remove unused code from some testbenches.
·
Sep 29, 2023
dev-UARTTelemetry
3bbf91d3
·
old changes on UARTTelemetry that were not commited :D
·
Sep 11, 2023
rmiiwip
96c51996
·
optimised rmii sink for faster transmission
·
Jul 23, 2023
FelixWorkspace
62898cdc
·
Fix top TB
·
Jul 17, 2023
tobi-testing-only-RMII+BUFFER+UART
2e683561
·
enabled UART port enable again
·
Jul 15, 2023
tobi-testing-only-RMII+BUFFER+UART-Loopback
ed765d3d
·
added binary file
·
Jul 15, 2023
RAMII_rework
498299dc
·
first changes
·
Jul 14, 2023
dev-tobiRMII+Buffer+UART
d66549d4
·
Merge branch 'main' into dev-tobiRMII+Buffer+UART
·
Jul 14, 2023
tobiRMIISinkFix
02524786
·
Merge branch 'RMII+BUFFER' into tobiRMIISinkFix
·
Jul 13, 2023
RMII+BUFFER
f06b29ec
·
aufräumen nicht genutzter signale in der sink
·
Jul 13, 2023
BUFFERTOP
1af6cca0
·
Merge branch 'main' into BUFFERTOP
·
Jul 11, 2023
DanielsWorkspace
9dfdc295
·
Delete FIFO.vhd
·
Jul 09, 2023
!2
dev-UARTInterface
866658e8
·
added AMRAUARTInterface to Components.vhd
·
Jul 09, 2023
dev-RMII-UART-EnableDisable
b51e56d0
·
added RMIIinterface to encapsulate RMIIinterface_source, RMIIinterface_sink...
·
Jul 08, 2023
interconnect
adf2fc8a
·
make shifting synthesizable
·
Jul 06, 2023
simdiverge
be5b99ca
·
add intermediate signal to demonstrate error
·
Jun 30, 2023
dev-UARTBusSlaveInterface
f231d8e8
·
added default instantiation of slave_reg in UARTBusSlaveInterface to the value...
·
Jun 26, 2023
dev-AMRAUARTInterface
64e492d9
·
removed no longer needed signal vec from TB AMRAUARTInterface.
·
Jun 26, 2023
dev-UARTBaudTickGenerator
c558b038
·
increased allowed offset of baudrate in assert statement in...
·
Jun 25, 2023
Prev
1
2
Next